DOCKET NO. P05023

|--[[8

£.....

≖ 9 ğı-b

10

1-2

13

14

15

16

17

18

19

PATENT

WHAT IS CLAIMED IS:

A power monitor circuit capable of notifying processing 1 1. circuits operating from a first power supply having a VDD output 2 voltage when a second power supply having a VDDIO output voltage 3 is powered up, wherein VDDIO is greater than VDD, said power 4 monitor circuit comprising: <u>.</u>5 Hall Hall man 1805

a voltage divider circuit coupled between said second power supply and ground and having an output node that rises to a high voltage when said second power supply is powered up; and

an odd number of serially connected inverters operating from said first power supply, wherein an input of a first of said serially connected inverters is connected to said voltage divider circuit output node and an output of a last of said serially connected inverters produces a status signal that is low when said voltage divider circuit output node is high and is high when said voltage divider circuit output node is low, and wherein said status signal is an input signal to said voltage divider circuit operable to minimize DC current consumption in said voltage divider circuit when said second power supply is powered up while maintaining a value of said status signal.

1 2. The power monitor circuit as set forth in Claim 1
2 wherein said serially connected inverters comprise CMOS
3 inverters.

1

2

3 #==

LOPAL WAS AND THE BUT THE WAS A STATE OF THE STATE OF THE

- 3. The power monitor circuit as set forth in Claim 1 wherein said voltage divider circuit comprises: 1) a first N-channel transistor having a gate and a drain coupled to said VDDIO output voltage and a source coupled to said voltage divider circuit output node; 2) a second N-channel transistor having a gate coupled to said VDD output voltage and a drain coupled to said voltage divider circuit output node; and 3) a third N-channel transistor having a gate coupled to said status signal, a drain coupled to a source of said second N-channel transistor, and a source coupled to ground.
- 1 4. The power monitor circuit as set forth in Claim 3
 2 further comprising a capacitor coupled between said voltage
 3 divider circuit output node and ground.
- 5. The power monitor circuit as set forth in Claim 4 further comprising a fourth N-channel transistor having a gate coupled to said VDD output voltage, a drain coupled to said VDDIO output voltage, and a source coupled to said voltage divider circuit output node.

1 6. The power monitor circuit as set forth in Claim 1

wherein said odd number of serially connected inverters comprises

3 one inverter.

- * 🤟 🥕

2

<u></u>....3

1112

ļ.

3

7. The power monitor circuit as set forth in Claim 6

wherein said odd number of serially connected inverters comprises

one CMOS inverter.

8. The power monitor circuit as set forth in Claim 1 wherein said odd number of serially connected inverters comprises three inverters.

9. The power monitor circuit as set forth in Claim 8 wherein said odd number of serially connected inverters comprises three CMOS inverters.

- 1 10. The power monitor circuit as set forth in Claim 1
- wherein said odd number of serially connected inverters comprises
- 3 five inverters.
- 1 11. The power monitor circuit as set forth in Claim 10
- wherein said odd number of serially connected inverters comprises
- 3 five CMOS inverters.

12. An integrated circuit comprising:

core processing circuitry operating from a first power

3 supply having a VDD output voltage;

4 output stage circuitry operating from a second power

5 supply having a VDDIO output voltage, wherein VDDIO is greater

6 than VDD; and

1 1 1

1

<u></u> ₽=₽7

14

15

16

17

18

19

20

21

22

23

24

a power monitor circuit capable of notifying said core processing circuitry when said second power supply having said VDDIO output voltage is powered up, said power monitor circuit comprising:

a voltage divider circuit coupled between said second power supply and ground and having an output node that rises to a high voltage when said second power supply is powered up; and

an odd number of serially connected inverters operating from said first power supply, wherein an input of a first of said serially connected inverters is connected to said voltage divider circuit output node and an output of a last of said serially connected inverters produces a status signal that is low when said voltage divider circuit output node is high and is high when said voltage divider circuit output node is low, and wherein said status signal is an input signal to said voltage divider circuit operable to minimize DC current consumption in said voltage divider

circuit when said second power supply is powered up while
maintaining a value of said status signal.

- 1 13. The integrated circuit as set forth in Claim 12 wherein
- 2 said serially connected inverters comprise CMOS inverters.
 - 14. The integrated circuit as set forth in Claim 12 wherein said voltage divider circuit comprises: 1) a first N-channel transistor having a gate and a drain coupled to said VDDIO output voltage and a source coupled to said voltage divider circuit output node; 2) a second N-channel transistor having a gate coupled to said VDD output voltage and a drain coupled to said voltage divider circuit output node; and 3) a third N-channel transistor having a gate coupled to said status signal, a drain coupled to a source of said second N-channel transistor, and a source coupled to ground.
- 1 15. The integrated circuit as set forth in Claim 14 further
- 2 comprising a capacitor coupled between said voltage divider
- 3 circuit output node and ground.

- * * * *

1

1.

}-}4 [[]

Cj5

1216 1117

IJ

218

10

output node.

1 comprising a fourth N-channel transistor having a gate coupled to 2 said VDD output voltage, a drain coupled to said VDDIO output 3 voltage, and a source coupled to said voltage divider circuit

5

The grade and state and the state of the sta

≝ [₌2

E 27 ĩl3

Įij Ç.,

* * *

The integrated circuit as set forth in Claim 12 wherein 17. said odd number of serially connected inverters comprises one inverter.

The integrated circuit as set forth in Claim 15 further

- The integrated circuit as set forth in Claim 17 wherein said odd number of serially connected inverters comprises one CMOS inverter.
- lai The integrated circuit as set forth in Claim 12 wherein said odd number of serially connected inverters comprises three 2 inverters. 3
- The integrated circuit as set forth in Claim 19 wherein 1 said odd number of serially connected inverters comprises three 2 CMOS inverters. 3

- 1 21. The integrated circuit as set forth in Claim 20 wherein
- 2 said odd number of serially connected inverters comprises five
- 3 inverters.
- 1 22. The integrated circuit as set forth in Claim 21 wherein
- 2 said odd number of serially connected inverters comprises five
- 3 CMOS inverters.